A novel operation scheme that realizes combined linear-logarithmic response in conventional photodiode-type active pixel sensor (APS) cells is presented. It has been revealed that, by setting the reset transistor in weak inversion through properly selected bias voltages, conventional photodiode-type APS cells can be operated with seamlessly combined linear-logarithmic response.
Introduction
CMOS active pixel sensors (APSs) are now widely used for portable, low-voltage applications such as wireless handy telephones where power consumption is the major concern [1] . Conventionally APSs that have linear response to the incident light intensity have been used. Figure 1(a) shows the circuit diagram of one type of such linear APS cells (namely, photodiode-type (PD) APS cell). After charging up its diffusion capacitance (C PD ) through the reset MOSFET M1, the photodiode is exposed to incident light. The generated photocurrent discharges the diffusion capacitance and decreases V PD . This decrease in V PD (∆V PD ) is read by a source follower amplifier M2 followed by a data selector M3, ∆V PD being converterd to I SIG (see the timing chart shown in Fig.1(b) ).
One of the drawbacks of CMOS APSs with linear response is their considerably narrow dynamic range (two or three orders of magnitude) [2] , thus I SIG is easily saturated as light intensity increases (see Fig.1(b) ). Logarithmic transformation [1] is one solution to a wider dynamic range, and the authors have proposed an APS cell with selectable linear/logarithmic response [3] . Although it realizes two distinct operation modes with either linear or logarithmic response [3] , it is not possible to directly combine two images taken in both response modes because output signal current indeed differs in each mode.
In this paper the authors newly propose an operation scheme which realizes seamlessly combined linear-logarithmic response in PD APS cells. Circuit simulation by SPICE 3f5 with the BSIM3v3.1 MOSFET model ( Fig.2 ) has revealed that, by proper selection of bias voltages, conventional PD APS cells can achieve such combined response, thus widening their dynamic ranges. Although Hara et al. [4] has recently reported a linear-logarithmic CMOS PD APS cell with one additional MOSFET (i.e., their cell has four MOSFETs), the authors believe that the operating scheme described in this paper is more suitable especially for cost-conscious applications.
Modification that enhances dynamic ranges of APSs in linear response mode is also described. Figure 3 illustrates the proposed operation scheme for PD APS cells. The major difference between the conventional and the proposed scheme is that, after charging up C PD , the voltage applied to the gate of M1 stays at V M , an intermediate value between V DD and Gnd (= 0 V), rather than returns to 0 V. In the case where the light intensity is not strong enough to discharge C PD to cause V PD to be lower than V(V M ), which is a function of V M , ∆V PD is proportional to the light intensity as in the conventional operation mode. In the case where the light intensity is strong enough to make V PD below V(V M ), because M1 becomes biased in weak inversion, finite amount of current flows through M1, which balances with the photo-generated current in the photodiode as in PD APS cells with logarithmic response [1] . In this situation ∆V PD does not saturate easily compared with the case of linear operation mode shown in Fig.1(b) .
Basic Concepts

Simulated Results
All of the circuit simulation results were obtained using the same MOSFET model whose current-voltage characteristics is shown in Fig.2 . M1, M2 and M3 were assumed to be identical and to be placed in the same p-well region connected to Gnd.
The relationship between photo-generated current and signal current shown in both Figs.4 and 5 clearly indicates that the proposed operation scheme enables the conventional PD APS cells to have seamlessly-combined linear-logarithmic response. They also illustrate the V M dependence, i.e., the crossover point which combines linear and logarithmic response depends on the value of V M .
Our results shown in Fig.6 suggests that, if M1, M2 and M3 has the individual body terminals which are separated electrically from each other and are connected to the respective source terminal, ∆I SIG in linear response mode can be by 50 % enhanced as compared with the case where all MOSFETs are placed in the same well. This is due to the elimination of V TH increase by the so-called "substrate bias" effect. Fig.1(a) . The relationship between photo-generated current and signal current where M1, M2 and M3 has the individual body terminal separated electrically from each other and connected to the respective source terminal. ∆I SIG can be by 50% enhanced as compared with the case where M1, M2 and M3 has common body connected to Gnd.
